In this letter we demonstrate the operation of an analog small-signal amplifier based on single-layer MoS 2 , a semiconducting analogue of graphene. Our device consists of two transistors integrated on the same piece of single-layer MoS 2 . The high intrinsic band gap of 1.8 eV allows MoS 2 -based amplifiers to operate with a room temperature gain of 4. The amplifier operation is demonstrated for the frequencies of input signal up to 2 kHz preserving the gain higher than 1. Our work shows that MoS 2 can effectively amplify signals and that it could be used for advanced analog circuits based on two-dimensional materials. The limits of further miniaturization of silicon nanoelectronic devices lead to an emerging development of novel nanomaterials. It is anticipated that silicon complementary metal-oxide semiconductor (CMOS) technology will reach the scaling limit in the near future. Electronic materials, such as semiconductor nanowires, 1 carbon nanotubes, 2 III-V compound semiconductors, 3 are proposed as promising candidates to replace silicon in electronic devices. On the other side, two-dimensional materials, such as graphene and transition-metal chalcogenides, are attractive for novel nanoelectronic devices because, compared to working with onedimensional materials, it is relatively easy to tailor them in desired shape and fabricate very complex structures from them. Being just few angstroms thick, 2D materials are very attractive for new generation transistors. Scaling theory predicts that short-channel effects, such as threshold voltage roll-off, drain-induced barrier lowering, and impaired drain current saturation, in field-effect transistors should be much less pronounced in this case. 4 Graphene, 5 an atomically thin two-dimensional sheet of graphite, is very promising because of its extraordinary properties, such as high carrier mobility up to 230 000 cm 2 /Vs (Ref. 6 ) and two-dimensional geometry that is at the ultimate limit in vertical device scaling. In its pristine form, graphene does not have a bandgap that is of crucial importance for realization of field-effect transistors (FETs) with satisfactory on/off ratios. We have recently shown 7 that field-effect transistors based on monolayer MoS 2 have room temperature mobility comparable to that of the best graphene nanoribbons fabricated to date 8 and strained thin silicon films, 9 with current on/off ratio higher than 10 8 . Single-layer MoS 2 , 6.5 Å thick, is a 2D direct gap semiconductor that can be exfoliated from bulk crystal using scotch tape micromechanical cleavage, 10 lithium intercalation, 11 or liquid exfoliation methods. 12 Its energy bandgap of 1.8 eV (Ref. 13 ) makes it very suitable for nanoelectronic applications, such as field-effect transistors, 7 and devices based on them, such as digital logic gates 14 and analog small-signal amplifiers. Single-layer MoS 2 is also 30 times stronger than steel 15 which makes is suitable for use in flexible electronics. Additionally, by decreasing the number of layers in MoS 2 crystal stack down to monolayer, an indirect bandgap of 1.2 eV converts to a direct one of 1.8 eV, giving an opportunity for engineering new optoelectronic behaviors and gives promise for new nanophotonic applications. 16 Here, we demonstrate the realization of integrated voltage amplifier based on 2D semiconducting material MoS 2 with voltage gain G higher than 1, making it suitable for incorporation in analog circuits where amplification of small AC signals is necessary. Thanks to its very high input impedances, such amplifiers may be essential when dealing with the high-impedance signal sources in new nanoelectronic devices. We start the fabrication of our transistors with scotchtape micromechanical exfoliation 5 of single-layer MoS 2 on top of the degenerately doped silicon substrate covered with 270 nm thick SiO 2 , as shown in Fig. 1(a) . This oxide thickness has been shown to be the optimal one for optical detection of single-layer MoS 2 . 17 The resulting single-layer MoS 2 is highly crystalline. 18 Electrical leads for the source and drain are fabricated using electron-beam lithography, followed by evaporation of 90-nm-thick Au layer and standard metal lift-off procedure in acetone. In order to decrease contact resistance and remove resist residue, devices are annealed in Ar/H 2 atmosphere at 200 C for 2 h. 19 After that, devices are covered with 30-nm-thick layer of HfO 2 deposited by atomic layer deposition (ALD). ALD is performed in a Beneq system using a reaction of H 2 O with tetrakis(ethylmethylamido)hafnium at 200 C. HfO 2 has a dielectric constant of $19 and acts as a top-gate dielectric. Finally, another electron-beam step is performed for top gate electrodes and followed by Cr/Au (10/50 nm) metallization. The typical structure of our devices, in this particular case, composed of two transistors connected in series is shown in Fig.  1(b) . We have previously demonstrated that different devices realized in the same geometry can perform digital logic operations.
14 Cross-sectional view of a field-effect transistor based on single-layer MoS 2 is shown on Fig. 1(c) .
Before connecting them in the amplifier circuit, we perform basic electrical characterization of our MoS 2 transistors. All electrical measurements are carried out using National Instruments Digital Aquisition cards, a home-built shielded probe station, and an Agilent E5270B parameter analyzer. In Fig. 2 are shown electrical characteristics of one of our transistors. The second transistor used for the realization of an integrated amplifier presented in this letter has very similar electrical characteristics, a prerequisite for operation in an electrical circuit. All measurements are performed in the air at room temperature. First, we applied drain-source bias V ds to a pair of gold leads and back-gate voltage V bg to the silicon substrate which acts as a back-gate electrode, as it is highly p-doped. These gating characteristics are presented in Fig. 2(a) , Fig. 1(b) with appropriate wire connections. (c) Transfer characteristic of the integrated amplifier realized with two transistors on the same MoS 2 flake. The "switch" transistor is first biased at a certain DC gate bias to establish a desired drain current, shown as the "Q"-point (quiescent point). At that point the "load" transistor has a certain constant resistance and acts as an active resistor. A small AC signal of amplitude DV in /2 is then superimposed on the gate bias of the "switch" transistor, causing the output voltage to oscillate synchronously with a phase difference of p.
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Radisavljevic, Whitwick, and Kis Appl. Phys. Lett. 101, 043103 (2012) dependence of drain-source current I ds on bias voltage V ds clearly indicates the ohmic character of our gold contacts ( Fig. 2(a) inset) . The two-contact on-resistance is 25 kX for V bg ¼ 5 V and drain-source bias V ds ¼ 100 mV. Local gate control of charge density in MoS 2 channel of our transistor is shown in Fig. 2(b) . This is achieved via a Cr/Au top gate where the role of top-gate dielectric is played by a 30-nm-thick HfO 2 ALD layer. During these measurements, the back-gate is kept grounded. For drain-source bias V ds ¼ 500 mV, we recorded a maximal on-current of 25 lA (5.94 lA lm
À1
) and an off-current smaller than 5 pA (1.18 pA lm À1 ), resulting in a current on/off ratio of $2 Â 10 6 in the 64 V top-gate voltage range. Subthreshold swing is $500 mV/dec, reaching 150 mV/dec for some of our devices. In the inset of Fig. 2(b) we present the dependence of drain-source current I ds on drain source bias V ds for different top-gate voltages, indicating efficient local-gate control of the channel resistance.
After basic characterization of the transistors we connect them in the amplifier circuit, as shown in Fig. 3(a) . In this letter, we demonstrate an integrated common-source analog amplifier that basically has a function of amplifying small AC signal with negative gain jGj > 1. We have already demonstrated that a different device with the same layout could operate as a digital circuit.
14 This circuit consists of two transistors connected in series, where one acts as a "switch" (lower one in Fig. 3(a) ) and the other one acts as an active "load" (upper one in Fig. 3(a) ). The gate of one of the transistors ("switch" transistor) acts as input, whereas the gate of the other ("load" transistor) is connected with the central lead and acts as the output (Fig. 3(b) ). Power supply of the amplifier V DD is set to be 2 V. The DC transfer characteristic of the amplifier based on the transistor from Fig. 2 acting as a "load" is shown in Fig. 3(c) . When a small AC signal V in-AC is superimposed on the DC bias V gs at the input, V in ¼ V gs þV inÀAC , then under the right circumstances the transistor circuit can act as a linear amplifier. The transistor is first biased at a certain DC gate voltage to establish a desired current in the circuit, shown as the Q-point in Fig. 3(c) . A small sinusoidal AC signal V in-AC of amplitude DV in /2 is then superimposed on the gate bias on the input, causing the output voltage V out to oscillate synchronously with a phase difference of 180 with respect to V in-AC . The steepest region of the V out -V gs curve can be approximated by a straight line (red line in the Fig. 3(c) ) where the slope represents the voltage gain G of the amplifier. In this case the gain of our amplifier is jGj > 4. It is important to note that for practical applications, a gain higher than 1 is desired. 
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Radisavljevic, Whitwick, and Kis Appl. Phys. Lett. 101, 043103 (2012) To allow for maximum output voltage swing, the Q-point should be positioned approximately in the middle of the steepest region of the transfer characteristic in Fig. 3(c) . We achieve this by applying a DC bias of V gs ¼ 0 V to the top gate of our "switch" transistor and superposing AC signals V in-AC of different frequencies on this gate bias. We have applied small AC signal of 100 mV amplitude with frequency ranging from 30 to 2000 Hz shown in Figs. 4(a) and  4(b) , respectively. It is important to notice that the AC signal is amplified and shifted in phase for 180 , in agreement with the standard characteristic of common-source amplifiers. As shown in Fig. 4(c) we performed measurements up to 2 kHz preserving the voltage gain higher than 1. For small frequencies (30 Hz) we can see that the gain jGj ¼ DV out /DV in is larger than 4. By increasing the frequency, the gain is reduced, reaching 1 at 2000 Hz. This is due to the influence of high parasitic capacitances and fringing fields that can be decreased by further circuit engineering, and by improving the device transconductance.
We have fabricated single-transistor amplifier as well, where the role of "load" plays a resistor of 30 MX (see supplementary material 20 ). The device consists of one transistor fabricated on monolayer MoS 2 flake connected in series with an off-chip load resistor. For some of our devices by using different load resistors and bias voltages V DD we were able to extract voltage gain G larger than 10.
In conclusion, we have demonstrated an integrated small-signal analog amplifier based on single-layer MoS 2 filed-effect transistors. The amplifier is built using top gated MoS 2 transistors connected in series, which, with appropriate wiring, form an amplifier circuit with negative gain. Our amplifier exhibits a small-signal voltage gain higher than 4 and reaching 10 in the single-transistor configuration, surpassing graphene-based two-dimensional amplifiers. 21 Operation of amplifiers with frequencies up to 2 kHz has been shown, with gain higher than 1 and no signal distortion. The frequency range can be further extended by decreasing parasitic capacitances of contacts, using exclusively on-chip wiring to connect the transistor gates and improving transistor transconductances. With a possibility of large scale production by solution-based processing or large-scale growth of MoS 2 thin films 22 and the high mechanical strength of single-layer MoS 2 , 15 our result could be very important for the realization of low cost and flexible small-signal amplifiers of new generation with higher integration densities.
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